tasslihorec sfaxoistadet bintestcss ELF((44 ((0088 qx8&(Kr% qcom,pakala qcom,pakala board-id ,default_process-pakala-1.0-adsp6aliases@/soc/spmi_bus@c400000J/soc/spmi_bus@c431000soc Tclock-controller@100000qcom,gcc-pakalaqcom,cc-pakala\ 0@P`p/B/B`GCC_GPLL0_CM_PLL_TAYCAN_COMMONGCC_GPLL1_CM_PLL_TAYCAN_COMMONGCC_GPLL2_CM_PLL_TAYCAN_COMMONGCC_GPLL3_CM_PLL_TAYCAN_COMMONGCC_GPLL4_CM_PLL_TAYCAN_COMMONGCC_GPLL5_CM_PLL_TAYCAN_COMMONGCC_GPLL6_CM_PLL_TAYCAN_COMMONGCC_GPLL7_CM_PLL_TAYCAN_COMMONGCC_GPLL8_CM_PLL_TAYCAN_COMMONGCC_GPLL9_CM_PLL_TAYCAN_COMMONGCC_JBIST_CM_PLL_JBIST4_COMMONGCC_AHB2PHY_SWMANGCC_AHB2PHY_BROADCAST_SWMANGCC_CLK_CTL_REGGCC_RPU_RPUQ7_200_CL36L12_LEGCC_RPU_XPU4jTclock-controller@1f40000(qcom,lpass_aon_cc-pakalaqcom,cc-pakalaP\  `p&4`TCSR_TCSR_REGSLPASS_QDSP6SS_PUBLPASS_QDSP6SS_QDSP6SS_QDSP6SSV79_CORE_CC_SWILPASS_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMONLPASS_QDSP6SS_QDSP6SSV79_CORE_CC_REGLPASS_AON_CC_PLL_CM_PLL_TAYCAN_COMMONLPASS_AON_CC_AHB2PHY_SWMANLPASS_AON_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_CC_LPASS_AON_CC_REGLPASS_LPI_TCM_REGjTclock-controller@7700000+qcom,lpass_aon_mx_cc-pakalaqcom,cc-pakala \pp`ppp`LPASS_AON_MX_CC_RO_PLL_CM_PLL_PONGO_COMMONLPASS_AON_MX_CC_AHB2PHY_SWMANLPASS_AON_MX_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_MX_CC_LPASS_AON_MX_CC_REGjTclock-controller@6bc0000*qcom,lpass_audio_cc-pakalaqcom,cc-pakala0\ `p`LPASS_AUDIO_CC_PLL_CM_PLL_ZONDA_COMMONLPASS_AUDIO_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_AUDIO_CC_LCC_PLL_CM_PLL_JBIST4_COMMONLPASS_AUDIO_CC_AHB2PHY_SWMANLPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMANLPASS_AUDIO_CC_LPASS_AUDIO_CC_REGjTclock-controller@7b00000)qcom,lpass_core_cc-pakalaqcom,cc-pakala0\`p0`LPASS_LPASS_CORE_CC_DIG_PLL_LPASS_CORE_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_LPASS_CORE_CC_REGLPASS_HW_AF_CORELPASS_CORE_GDSCjTclock-controller@6e40000*qcom,lpass_lpmla_cc-pakalaqcom,cc-pakala \`p@`LPASS_LPMLA_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPMLA_CC_AHB2PHY_SWMANLPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPMLA_CC_LPASS_LPMLA_CC_REGjTclock-controller@7a00000qcom,scc-pakalaqcom,cc-pakala\`SSC_SCC_SCC_SCC_REGjTcesta@7213000'qcom,lpass_cesta-pakalaqcom,cc-pakala(\!0!4!8 !X!_@`LPASS_CRMBLPASS_CRMB_PTLPASS_CRMCLPASS_CRMVLPASS_CRM_COMMONTglink qcom,glink0wproc-infoxport-smem-configedge-01@ N edge-02@ N xport-qmp-configedge-01 aop_adsp ipc_routerqcom,ipc_routerproc-info1adsp;devcfg-glink-xalsedge-01>SMEMHapssRIPCRTRZbk v edge-02>SMEMHmpssRIPCRTRZbk v devcfg-mhi-xalsedge-01>MHIHwpss~23smp2p qcom,smp2pproc-infosmp2p-interruptsintr-01intr-02smem qcom,smem CORE_TOP_CSR  0 @ @ipcc  qcom,ipccipcc@403000qcom,ipcc-protocol\@MPROC,y7<@!"#-.Tipcc@441000qcom,ipcc-protocol\@ COMPUTE_L0,N7 <@ !"# / -.Tipcc@481000qcom,ipcc-protocol\@ COMPUTE_L1,7 <@ !"# / -.Tipcc@4c1000qcom,ipcc-protocol\@PERIPH,7 (@ !"#-Tipcc@501000qcom,ipcc-protocol\@FENCE,7 \@ !"# / -.Tipcc_legacy@6888004\Tipcc_legacy_sdcqcom,ipcc-legacyO,89:;V @pinctrl@f100000!qcom,pakala-pinctrlqcom,pinctrl\_f;l|,>OVBu}Psummarydirectconn0directconn1directconn2directconn3directconn4directconn5 GPIOINTADSPTqup2_se0_l0T(ibi_i3c_qup2_se0_sdaT*qup2_se0_l1T)ibi_i3c_qup2_se0_sclT+qup2_se0_l2T,qup2_se0_l3T-qup2_se1_l0T.ibi_i3c_qup2_se1_sdaT0qup2_se1_l1T/ibi_i3c_qup2_se1_sclT1qup2_se1_l2T2qup2_se1_l3T3qup2_se2_l0T4ibi_i3c_qup2_se2_sdaTqup2_se2_l1 T5ibi_i3c_qup2_se2_scl Tqup2_se2_l2 T6qup2_se3_l0 T8ibi_i3c_qup2_se3_sda Tqup2_se2_l6 Tqup2_se3_l1 T9ibi_i3c_qup2_se3_scl Tqup2_se2_l4 Tqup2_se3_l2T:qup2_se2_l3 T7qup2_se3_l3T;qup2_se2_l5Tqup2_se4_l0T<qup2_se4_l1T=qup2_se4_l2T>qup2_se4_l3T?qup2_se5_l0T@qup2_se5_l1TAqup2_se5_l2TBqup2_se5_l3TCqup2_se5_l6Tqup2_se6_l0TDqup2_se6_l1TEqup2_se6_l2TFqup2_se6_l3TGqup2_se7_l0THibi_i3c_qup2_se7_sdaTJqup2_se7_l1TIibi_i3c_qup2_se7_sclTKqup2_se7_l2TLqup2_se7_l3TMqup1_se0_l0 Tibi_i3c_qup1_se0_sda Tqup1_se0_l1!Tibi_i3c_qup1_se0_scl!Tqup1_se0_l2"Tqup1_se0_l3#Tqup1_se1_l0$Tibi_i3c_qup1_se1_sda$T qup1_se1_l1%T ibi_i3c_qup1_se1_scl%T qup1_se1_l2&T qup1_se1_l3'T qup1_se2_l0(Tqup1_se2_l1)Tqup1_se2_l2*Tqup1_se2_l3+Tqup1_se3_l0,Tqup1_se3_l1-Tqup1_se3_l2.Tqup1_se3_l3/Tqup1_se4_l00Tibi_i3c_qup1_se4_sda0Tqup1_se4_l11Tibi_i3c_qup1_se4_scl1Tqup1_se4_l22Tqup1_se4_l33Tqup1_se5_l04Tqup1_se5_l15Tqup1_se5_l26Tqup1_se5_l37Tqup1_se6_l08T qup1_se6_l19T!qup1_se6_l2:T"qup1_se6_l3;T#qup1_se7_l0<T$qup1_se7_l1=T%qup1_se7_l2>T&qup1_se7_l3?T'qup1_se2_l4Tqup1_se2_l5Tqup1_se2_l6Ttop_qup1_se0_i2c_active  Ttop_qup1_se0_i2c_sleepTtop_qup1_se0_i3c_active  Ttop_qup1_se0_i3c_sleep!!Ttop_qup1_se0_i3c_ibi_active  Ttop_qup1_se0_i3c_ibi_sleep!!Ttop_qup1_se0_spi_active XXXXTtop_qup1_se0_spi_sleep !!!!Ttop_qup1_se0_uart_active Ttop_qup1_se0_uart_sleep Ttop_qup1_se1_i2c_active  Ttop_qup1_se1_i2c_sleep Ttop_qup1_se1_i3c_active  Ttop_qup1_se1_i3c_sleep! !Ttop_qup1_se1_i3c_ibi_active   Ttop_qup1_se1_i3c_ibi_sleep ! !T top_qup1_se1_spi_active X X X XT!top_qup1_se1_spi_sleep ! ! ! !T"top_qup1_se1_uart_active    T#top_qup1_se1_uart_sleep    T$top_qup1_se2_i2c_active  T%top_qup1_se2_i2c_sleepT&top_qup1_se2_spi_active XXXXT'top_qup1_se2_spi_sleep !!!!T(top_qup1_se2_uart_active T)top_qup1_se2_uart_sleep T*top_qup1_se3_i2c_active  T+top_qup1_se3_i2c_sleepT,top_qup1_se3_spi_active XXXXT-top_qup1_se3_spi_sleep !!!!T.top_qup1_se3_uart_active T/top_qup1_se3_uart_sleep T0top_qup1_se4_i2c_active  T1top_qup1_se4_i2c_sleepT2top_qup1_se4_i3c_active  T3top_qup1_se4_i3c_sleep!!T4top_qup1_se4_i3c_ibi_active  T5top_qup1_se4_i3c_ibi_sleep!!T6top_qup1_se4_spi_active XXXXT7top_qup1_se4_spi_sleep !!!!T8top_qup1_se4_uart_active T9top_qup1_se4_uart_sleep T:top_qup1_se5_i2c_active  T;top_qup1_se5_i2c_sleepT<top_qup1_se5_spi_active XXXXT=top_qup1_se5_spi_sleep !!!!T>top_qup1_se5_uart_active T?top_qup1_se5_uart_sleep T@top_qup1_se6_i2c_active  ! TAtop_qup1_se6_i2c_sleep !TBtop_qup1_se6_spi_active  X!X"X#XTCtop_qup1_se6_spi_sleep  !!!"!#!TDtop_qup1_se6_uart_active  !"#TEtop_qup1_se6_uart_sleep  !"#TFtop_qup1_se7_i2c_active$ % TGtop_qup1_se7_i2c_sleep$%THtop_qup1_se7_spi_active $X%X&X'XTItop_qup1_se7_spi_sleep $!%!&!'!TJtop_qup1_se7_uart_active $%&'TKtop_qup1_se7_uart_sleep $%&'TLtop_qup2_se0_i2c_active( ) TMtop_qup2_se0_i2c_sleep()TNtop_qup2_se0_i3c_active( ) TOtop_qup2_se0_i3c_sleep(!)!TPtop_qup2_se0_i3c_ibi_active* + TQtop_qup2_se0_i3c_ibi_sleep*!+!TRtop_qup2_se0_spi_active (X)X,X-XTStop_qup2_se0_spi_sleep (!)!,!-!TTtop_qup2_se0_uart_active (),-TUtop_qup2_se0_uart_sleep (),-TVtop_qup2_se1_i2c_active. / TWtop_qup2_se1_i2c_sleep./TXtop_qup2_se1_i3c_active. / TYtop_qup2_se1_i3c_sleep.!/!TZtop_qup2_se1_i3c_ibi_active0 1 T[top_qup2_se1_i3c_ibi_sleep0!1!T\top_qup2_se1_spi_active .X/X2X3XT]top_qup2_se1_spi_sleep .!/!2!3!T^top_qup2_se1_uart_active ./23T_top_qup2_se1_uart_sleep ./23T`top_qup2_se2_i2c_active4 5 Tatop_qup2_se2_i2c_sleep45Tbtop_qup2_se2_spi_active 4X5X6X7XTctop_qup2_se2_spi_sleep 4!5!6!7!Tdtop_qup2_se2_uart_active 4567Tetop_qup2_se2_uart_sleep 4567Tftop_qup2_se3_i2c_active8 9 Tgtop_qup2_se3_i2c_sleep89Thtop_qup2_se3_spi_active 8X9X:X;XTitop_qup2_se3_spi_sleep 8!9!:!;!Tjtop_qup2_se3_uart_active 89:;Tktop_qup2_se3_uart_sleep 89:;Tltop_qup2_se4_i2c_active< = Tmtop_qup2_se4_i2c_sleep<=Tntop_qup2_se4_spi_active <X=X>X?XTotop_qup2_se4_spi_sleep <!=!>!?!Tptop_qup2_se4_uart_active <=>?Tqtop_qup2_se4_uart_sleep <=>?Trtop_qup2_se5_i2c_active@ A Tstop_qup2_se5_i2c_sleep@ATttop_qup2_se5_spi_active @XAXBXCXTutop_qup2_se5_spi_sleep @!A!B!C!Tvtop_qup2_se5_uart_active @ABCTwtop_qup2_se5_uart_sleep @ABCTxtop_qup2_se6_i2c_activeD E Tytop_qup2_se6_i2c_sleepDETztop_qup2_se6_spi_active DXEXFXGXT{top_qup2_se6_spi_sleep D!E!F!G!T|top_qup2_se6_uart_active DEFGT}top_qup2_se6_uart_sleep DEFGT~top_qup2_se7_i2c_activeH I Ttop_qup2_se7_i2c_sleepHITtop_qup2_se7_i3c_activeH I Ttop_qup2_se7_i3c_sleepH!I!Ttop_qup2_se7_i3c_ibi_activeJ K Ttop_qup2_se7_i3c_ibi_sleepJ!K!Ttop_qup2_se7_spi_active HXIXLXMXTtop_qup2_se7_spi_sleep H!I!L!M!Ttop_qup2_se7_uart_active HILMTtop_qup2_se7_uart_sleep HILMTpinctrl@7760000!qcom,pakala-pinctrlqcom,pinctrl\v_f;\EEEEEEEEEEEEEEEEEEEEEEETslimbus_clkTNslimbus_dataTOslimbus_default_gpio_cfgN!O!Tpinctrl@75C0000!qcom,pakala-pinctrlqcom,pinctrl\\_-f;laaEEaaaaaaEEEEIEQQEEQQQQEEEEEEEEEEEEEEEEEEEEETssc_qupv3_se0_0TPssc_qupv3_se0_1TQssc_qupv3_se1_0TRssc_qupv3_se1_1TSssc_qupv3_se2_0TVssc_qupv3_se2_1TWssc_qupv3_se2_2TXssc_qupv3_se4_4Tssc_qupv3_se2_3TYssc_qupv3_se4_5Tssc_qupv3_se3_0TZssc_qupv3_se2_4Tssc_qupv3_se3_1 T[ssc_qupv3_se2_5 Tssc_qupv3_se4_0 T\ssc_qupv3_se4_1 T]ssc_qupv3_se4_2 T^ssc_qupv3_se4_3 T_ssc_qupv3_se5_2Tbssc_qupv3_se5_0T`ssc_qupv3_se1_2TTssc_qupv3_se5_3Tcssc_qupv3_se5_1Tassc_qupv3_se1_3TUssc_qupv3_se6_0Tdssc_qupv3_se6_2Tfssc_qupv3_se10_2Trssc_qupv3_se6_1Tessc_qupv3_se6_3Tgssc_qupv3_se10_3Tsssc_qupv3_se7_2Tjssc_qupv3_se7_0Thssc_qupv3_se7_3Tkssc_qupv3_se7_1Tissc_qupv3_se8_0Tlssc_qupv3_se8_1Tmssc_qupv3_se9_0Tnssc_qupv3_se9_1Tossc_qupv3_se10_0Tpssc_qupv3_se10_1Tqssc_qupv3_se11_0Ttssc_qupv3_se11_1Tussc_qupv3_se11_2Tvssc_qupv3_se11_3Twssc_qupv3_se12_0Txssc_qupv3_se12_1Tyssc_qupv3_se13_0 Tzssc_qupv3_se13_1!T{ssc_qupv3_se13_2"T|ssc_qupv3_se13_3#T}ssc_qupv3_se14_0$T~ssc_qupv3_se14_1%Tqup_ssc0_se0_i2c_activeP Q Tqup_ssc0_se0_i2c_sleepPQTqup_ssc0_se0_i3c_activeP Q Tqup_ssc0_se0_i3c_sleepP!Q!Tqup_ssc0_se0_i3c_ibi_activeP Q Tqup_ssc0_se0_i3c_ibi_sleepP!Q!Tqup_ssc0_se1_i2c_activeR S Tqup_ssc0_se1_i2c_sleepRSTqup_ssc0_se1_i3c_activeR S Tqup_ssc0_se1_i3c_sleepR!S!Tqup_ssc0_se1_i3c_ibi_activeR S Tqup_ssc0_se1_i3c_ibi_sleepR!S!Tqup_ssc0_se1_spi_active RXSXTXUXTqup_ssc0_se1_spi_sleep R!S!T!U!Tqup_ssc0_se1_spi_3w_activeRXTXUXTqup_ssc0_se1_spi_3w_sleepR!T!U!Tqup_ssc0_se1_uart_active RSTUTqup_ssc0_se1_uart_sleep RSTUTqup_ssc0_se2_i2c_activeV W Tqup_ssc0_se2_i2c_sleepVWTqup_ssc0_se2_i3c_activeV W Tqup_ssc0_se2_i3c_sleepV!W!Tqup_ssc0_se2_i3c_ibi_activeV W Tqup_ssc0_se2_i3c_ibi_sleepV!W!Tqup_ssc0_se2_spi_active VXWXXXYXTqup_ssc0_se2_spi_sleep V!W!X!Y!Tqup_ssc0_se2_spi_3w_activeVXXXYXTqup_ssc0_se2_spi_3w_sleepV!X!Y!Tqup_ssc0_se2_uart_active VWXYTqup_ssc0_se2_uart_sleep VWXYTqup_ssc0_se3_i2c_activeZ [ Tqup_ssc0_se3_i2c_sleepZ[Tqup_ssc0_se3_i3c_activeZ [ Tqup_ssc0_se3_i3c_sleepZ![!Tqup_ssc0_se3_i3c_ibi_activeZ [ Tqup_ssc0_se3_i3c_ibi_sleepZ![!Tqup_ssc0_se4_i2c_active\ ] Tqup_ssc0_se4_i2c_sleep\]Tqup_ssc0_se4_spi_active \X]X^X_XTqup_ssc0_se4_spi_sleep \!]!^!_!Tqup_ssc0_se4_spi_3w_active\X^X_XTqup_ssc0_se4_spi_3w_sleep\!^!_!Tqup_ssc0_se4_uart_active \]^_Tqup_ssc0_se4_uart_sleep \]^_Tqup_ssc0_se5_i2c_active` a Tqup_ssc0_se5_i2c_sleep`aTqup_ssc0_se5_i3c_active` a Tqup_ssc0_se5_i3c_sleep`!a!Tqup_ssc0_se5_i3c_ibi_active` a Tqup_ssc0_se5_i3c_ibi_sleep`!a!Tqup_ssc0_se5_spi_active `XaXbXcXTqup_ssc0_se5_spi_sleep `!a!b!c!Tqup_ssc0_se5_spi_3w_active`XbXcXTqup_ssc0_se5_spi_3w_sleep`!b!c!Tqup_ssc0_se5_uart_active `abcTqup_ssc0_se5_uart_sleep ` ab cTqup_ssc0_se6_i2c_actived e Tqup_ssc0_se6_i2c_sleepdeTqup_ssc0_se6_i3c_actived e Tqup_ssc0_se6_i3c_sleepd!e!Tqup_ssc0_se6_i3c_ibi_actived e Tqup_ssc0_se6_i3c_ibi_sleepd!e!Tqup_ssc0_se6_spi_active dXeXfXgXTqup_ssc0_se6_spi_sleep d!e!f!g!Tqup_ssc0_se6_spi_3w_activedXfXgXTqup_ssc0_se6_spi_3w_sleepd!f!g!Tqup_ssc0_se6_uart_active defgTqup_ssc0_se6_uart_sleep d ef gTqup_ssc0_se7_i2c_activeh i Tqup_ssc0_se7_i2c_sleephiTqup_ssc0_se7_spi_active hXiXjXkXTqup_ssc0_se7_spi_sleep h!i!j!k!Tqup_ssc0_se7_spi_3w_activehXjXkXTqup_ssc0_se7_spi_3w_sleeph!j!k!Tqup_ssc0_se7_uart_active hijkTqup_ssc0_se7_uart_sleep hijkTqup_ssc0_se8_i2c_activel m Tqup_ssc0_se8_i2c_sleeplmTqup_ssc0_se8_i3c_activel m Tqup_ssc0_se8_i3c_sleepl!m!Tqup_ssc0_se8_i3c_ibi_activel m Tqup_ssc0_se8_i3c_ibi_sleepl!m!Tqup_ssc0_se9_i2c_activen o Tqup_ssc0_se9_i2c_sleepnoTqup_ssc0_se9_i3c_activen o Tqup_ssc0_se9_i3c_sleepn!o!Tqup_ssc0_se9_i3c_ibi_activen o Tqup_ssc0_se9_i3c_ibi_sleepn!o!Tqup_ssc0_se10_i2c_activep q Tqup_ssc0_se10_i2c_sleeppqTqup_ssc0_se10_spi_active pXqXrXsXTqup_ssc0_se10_spi_sleep p!q!r!s!Tqup_ssc0_se10_spi_3w_activepXrXsXTqup_ssc0_se10_spi_3w_sleepp!r!s!Tqup_ssc0_se10_uart_active pqrsTqup_ssc0_se10_uart_sleep pqrsTqup_ssc0_se11_i2c_activet u Tqup_ssc0_se11_i2c_sleeptuTqup_ssc0_se11_spi_active tXuXvXwXTqup_ssc0_se11_spi_sleep t!u!v!w!Tqup_ssc0_se11_spi_3w_activetXvXwXTqup_ssc0_se11_spi_3w_sleept!v!w!Tqup_ssc0_se11_uart_active tuvwTqup_ssc0_se11_uart_sleep tuvwTqup_ssc0_se12_i2c_activex y Tqup_ssc0_se12_i2c_sleepxyTqup_ssc0_se13_i2c_activez { Tqup_ssc0_se13_i2c_sleepz{Tqup_ssc0_se13_i3c_activez { Tqup_ssc0_se13_i3c_sleepz!{!Tqup_ssc0_se13_i3c_ibi_activez { Tqup_ssc0_se13_i3c_ibi_sleepz!{!Tqup_ssc0_se13_spi_active zX{X|X}XTqup_ssc0_se13_spi_sleep z!{!|!}!Tqup_ssc0_se13_spi_3w_activezX|X}XTqup_ssc0_se13_spi_3w_sleepz!|!}!T qup_ssc0_se13_uart_active z{|}Tqup_ssc0_se13_uart_sleep z{|}Tqup_ssc0_se14_i2c_active~  T qup_ssc0_se14_i2c_sleep~T qup_ssc0_se14_i3c_active~  T qup_ssc0_se14_i3c_sleep~!!T qup_ssc0_se14_i3c_ibi_active~  Tqup_ssc0_se14_i3c_ibi_sleepz!{!Ttimetick timer@68a2000qcom,timetick\  SystemTimer $Ttimer@68a3000qcom,timetick\0 WakeUpTimer $Tspmi_bus@c400000qcom,spmi-pmic-arb\ @P pmk8550@0qcom,spmi-pmic\ Tspmi-vadc@92qcom,spmi-vadc\/=AEJNvadc_ch_cfgVPH_PWRXVPH_PWR^dnuOVBATTXVBATT^dnuOVBATT_2S XVBATT_2S^dnuOVBATT_2S_MID XVBATT_2S_MID^dnuOCHG_TEMP XCHG_TEMP^dnuOBATT_THERM XBATT_THERM^DdnuOBATT_THERM_PU_10KXBATT_THERM_PU_10K^$dnuO'BATT_THERM_PU_400KXBATT_THERM_PU_400K^ddnuOBATT_ID_OHMS XBATT_ID_OHMS^EdnuOBATT_ID_OHMS_PU_10KXBATT_ID_OHMS_PU_10K^%dnuO'BATT_ID_OHMS_PU_400KXBATT_ID_OHMS_PU_400K^ednuOCONN_THERM_PM_07XCONN_THERM_PM_07^GdnuOUSB_SNS_V_MV XUSB_SNS_V_MV^dnuOUSB_IN_I_MA_PM_07XUSB_IN_I_MA_PM_07^dnuOVIN_MUXXVIN_MUX^dnuOIBATT_MA XIBATT_MA^dnuOIBATT2_MA XIBATT2_MA^dnuOBATT2_THERM XBATT2_THERM^LdnuOBATT2_THERM_PU_10KXBATT2_THERM_PU_10K^,dnuO'BATT2_THERM_PU_400KXBATT2_THERM_PU_400K^ldnuOBATT2_ID_OHMSXBATT2_ID_OHMS^KdnuOBATT2_ID_OHMS_PU_10KXBATT2_ID_OHMS_PU_10K^+dnuO'BATT2_ID_OHMS_PU_400KXBATT2_ID_OHMS_PU_400K^kdnuOUSBC_MUX_OPENXUSBC_MUX_OPEN^dnuOUSBC_MUX_10K XUSBC_MUX_10K^3d nuO'USBC_MUX_100KXUSBC_MUX_100K^Sd nuOUSBC_MUX_400KXUSBC_MUX_400K^sd nuOWLS_THERM XWLS_THERM^MdnuOICHG_SMB_SMB_AXICHG_SMB_SMB_A^dnu()OICHG_SMB_SMB_BXICHG_SMB_SMB_B^dnu()OIIN_SMB_SMB_AXIIN_SMB_SMB_A^dnu()OIIN_SMB_SMB_BXIIN_SMB_SMB_B^dnu()OSMB_TEMP_I_SMB_AXSMB_TEMP_I_SMB_A^dnuOSMB_TEMP_I_SMB_BXSMB_TEMP_I_SMB_B^dnuOvadc-avg-chgpio-mapsid7_amux4_gpio sid7_amux2_gpiosid7_amux3_gpiotherm_tableTtherm_tb1@x- $R Ȩ (l m%1z %*5`/4 9>CiHVMG|R;`W18\)ha"fLkp"u z \  therm_tb2X$@8 (ѐHjL*h x 4ƨ 0 `b \ ( MHvadc_ibatt_tbNN usbin_i_tbSchg_temp_tbŀSpsmb_itemp_tb$S+smb_vtemp_tbSIichg_fb_tb9S-vadctm_meas_cfgVPH_PWRXVPH_PWR^ O'VBATTXVBATT^ OVBATT_2S XVBATT_2S^ O'pm8550@1qcom,spmi-pmic\ pm8550ve@3qcom,spmi-pmic\ luminous@4qcom,spmi-pmic\ pm8550vs@5qcom,spmi-pmic\ pm8550ve@6qcom,spmi-pmic\ pm8750bh@7qcom,spmi-pmic\ pm8550ve@8qcom,spmi-pmic\ pm8550vs@9qcom,spmi-pmic\  pmr735d@aqcom,spmi-pmic\  pm8010@cqcom,spmi-pmic\  pm8010@dqcom,spmi-pmic\  spmi_bus@c431000qcom,spmi-pmic-arb\ CP cxstmtrace@37000000qcom,stmtrace\7 lpistmtrace@7100000qcom,stmtrace\ @cxstmcfg@10002000 qcom,stmcfg\  lpistmcfg@10B43000 qcom,stmcfg\0 cxetb@10B05000 qcom,tmc\Plpietb@10B45000 qcom,tmc\Pqdss(80J  L L !_!_S cptpath_lpi_tpda}Ttpath_rscc_tpda}Ttpath_audio_tpda}Ttpath_lpi_stm}Ttpath_lpi_etm}Ttpath_stm}Ttpath_sdc_itm}Ttpath_lpi_noc}Ttpath_aon_cam_noc}Ttpath_aoc}Ttpath_swm_etm}Tfunnel@10041000 qcom,tfunnel\Tfunnel@10B04000 qcom,tfunnel\@Tfunnel@10B44000 qcom,tfunnel\@Tfunnel@10B50000 qcom,tfunnel\Tport_lpi_stm qcom,gts}port_lpi_etm qcom,gts}port_stm qcom,gts}port_sdc_itm qcom,gts }port_lpi_noc qcom,gts}port_aon_cam_noc qcom,gts}port_aoc qcom,gts }port_swm_etm qcom,gts}tpdm@10B46000 qcom,tpdm\`lpasstpdm@10B52000 qcom,tpdm\  lpi_rscctpdm@10B54000 qcom,tpdm\@ lpi_audiotpdm@10B34000 qcom,tpdm\@ddr_lpitpda@10B47000 qcom,tpda\p lpass-lpi }Ttpda@10B53000 qcom,tpda\0 lpass-rscc 7}Ttpda@10B55000 qcom,tpda\P lpass-audio 8}Ttnoc@10B31000 qcom,tnoc\ *port_ddr_lpi_tnocTcti@10B41000 qcom,ctilpass_lpi_cti_1\cti@10B42000 qcom,ctilpass_lpi_cti_sdc_2\ cti@10B51000 qcom,ctilpass_lpi_cti_3\cti@10B35000 qcom,ctiddr_lpi_cti_0\Pqdss_lpi_csr@6EE0000qcom,qdss_lpi_csr\kernel_test_devices@0 \interrupt-controller@10140000test,interrupt-control\Tdevice1@f101000qcom,test,singleton Device region mapping with name\;device1`test_reg_singleton,]int1device2@1011000qcom,test,singleton!Device region mapping with index;device2\,^int2device3@0qcom,test,singletonDevice with no region mapping;device3\,_int3device4@1qcom,test,not_compatibleDevice not compatible;device4\,` zeroint4device5@1010000qcom,test,non_singleton Device region mapping with name\;device5`test_reg_non_singletonsystemcache@24800000qcom,systemcache8\$ $ % % & & $`@a`llcc0_basellcc1_basellcc2_basellcc3_basellcc_bcast_or_basellcc_bcast_and_baseshrm_csr_base!@1>Tllc-islandqcom,llc-islandislandsV island@c,ff800000 \ |_ ibi_ssc_0_cfg@7500000qcom,ibi-controller\P dkpGy!okTibi_ssc_1_cfg@7510000qcom,ibi-controller\Q dkpfyokTibi_ssc_2_cfg@7520000qcom,ibi-controller\R dkpyokTibi_ssc_3_cfg@7530000qcom,ibi-controller\S dkpyokTibi_ssc_4_cfg@7540000qcom,ibi-controller\T dkpyokTibi_ssc_5_cfg@7550000qcom,ibi-controller\U dkpyokTibi_ssc_6_cfg@7560000qcom,ibi-controller\V dkpyokTibi_ssc_7_cfg@7570000qcom,ibi-controller\W dkpyokTibi_ssc_8_cfg@7580000qcom,ibi-controller\X dkpyokTibi_ssc_9_cfg@7590000qcom,ibi-controller\Y d kpyokTibi_top_0_cfg@EC90000qcom,ibi-controller\dkpy=okTibi_top_1_cfg@ECA0000qcom,ibi-controller\dkp!y>okTibi_top_2_cfg@ECB0000qcom,ibi-controller\dkp#y?okTibi_top_3_cfg@ECC0000qcom,ibi-controller\dkp%y@okTibi_top_4_cfg@ECD0000qcom,ibi-controller\dkp0yAokTibi_top_5_cfg@ECE0000qcom,ibi-controller\dkp2yBokTgsi_infoqcom,gsi-controllergsi_qup_0@gsi_qup_1@[@ gsi_qup_2@d@ gsi_ssc_qup_0@@ !"#$%&'(ssc_pwr_domainsqcom,ssc-pwr-domain-controller ssc_gdsc@HSSC_QUP_0@7900000qcom,sscqup-controller\core2xcores-ahbm-ahb Sdd4v^, р%/6 okSSC_QUP_0_SE_0qcom,se-controllerDP] foy:+se-clkHJ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep/9CMWaokSSC_QUP_0_SE_1qcom,se-controllerD@P] foy:,pse-clkǞ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_2qcom,se-controllerDP] foy:-@se-clk~E:!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_3qcom,se-controllerDP] foy:.Bse-clkwJ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep/9CMWaokSSC_QUP_0_SE_4qcom,se-controllerDP] foy:/se-clk*̉`!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_5qcom,se-controllerD@P] foy:0Ese-clk!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_6qcom,se-controllerDP] foy:1Gse-clk!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_7qcom,se-controllerDP] foy:*se-clkO`!i2c-defaulti2c-sleepuart-defaultuart-sleepspi-defaultspi-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_8qcom,se-controllerDP] foy:)se-clkpPJ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep/9CMWaokSSC_QUP_0_SE_9qcom,se-controllerD@P] f oy:se-clk&J!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep/9CMWaokSSC_QUP_0_SE_10qcom,se-controllerDP] f oy: se-clk`!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWakuokSSC_QUP_0_SE_11qcom,se-controllerDP] f oy:se-clkl`!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWaokSSC_QUP_0_SE_12qcom,se-controllerDP] f oy:se-clk~!i2c-defaulti2c-sleep/9okSSC_QUP_0_SE_13qcom,se-controllerD@P] f oy:se-clk'*ɥ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleepspi-3w-defaultspi-3w-sleep/9CMWaku okSSC_QUP_0_SE_14qcom,se-controllerDP ] foy: se-clkVcJ!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep/ 9 C M WaokTOP_QUP_1@a00000qcom,qup-controller\core2xcores-ahbm-ahb ۂ@4(~ra %/okTOP_QUP_1_SE_0qcom,se-controllerDP]0foy: B@se-clk >x!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/9CMWakuokTOP_QUP_1_SE_1qcom,se-controllerD@P]0foy: B@se-clkދڬx!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/9CMWa k!u"#$okTOP_QUP_1_SE_2qcom,se-controllerDP]0foy: B@se-clkE4D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/%9&C'M(W)a*okTOP_QUP_1_SE_3qcom,se-controllerDP]0foy: B@se-clkl D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/+9,C-M.W/a0okTOP_QUP_1_SE_4qcom,se-controllerDP]0foy: B@se-clk*KFx!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/192C3M4W5a6k7u89:okTOP_QUP_1_SE_5qcom,se-controllerD@P]0foy: B@se-clkyD!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/;9<C=M>W?a@okTOP_QUP_1_SE_6qcom,se-controllerDP]0foy: B@se-clko&jD!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/A9BCCMDWEaFokTOP_QUP_1_SE_7qcom,se-controllerDP]0foy: B@se-clkG5D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/G9HCIMJWKaLokTOP_QUP_2@800000qcom,qup-controller\core2xcores-ahbm-ahb pi_h~t0nU %/okTOP_QUP_2_SE_0qcom,se-controllerDP]0foy: B@se-clkb8x!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/M9NCOMPWQaRkSuTUVokTOP_QUP_2_SE_1qcom,se-controllerD@P]0foy: B@se-clk'x!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/W9XCYMZW[a\k]u^_`okTOP_QUP_2_SE_2qcom,se-controllerDP]0foy: B@se-clk+D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/a9bCcMdWeafokTOP_QUP_2_SE_3qcom,se-controllerDP]0foy: B@se-clk,yD!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/g9hCiMjWkalokTOP_QUP_2_SE_4qcom,se-controllerDP]0foy: B@se-clky~D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/m9nCoMpWqarokTOP_QUP_2_SE_5qcom,se-controllerD@P]0foy: B@se-clkwD!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/s9tCuMvWwaxokTOP_QUP_2_SE_6qcom,se-controllerDP]0foy: B@se-clk#,D!i2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/y9zC{M|W}a~okTOP_QUP_2_SE_7qcom,i2c-controllerDP]0foy: B@se-clkr x!i2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep/9CMWakuokqup_tcsr_infoqcom,quptcsr-controllertcsr_cfg0j($tcsr_cfg1k0,tcsr_cfg284SlimbusBSPqcom,smbus-controllerSLIMBUSLPASS)@1 8 BH2RB!slimbus-default/]i xsb_0_DevicePropssb_1_DevicePropssb_2_DevicePropssb_3_DevicePropssb_4_DevicePropssb_5_DeviceProps sb_6_DeviceProps slimbus_gen_config_1LPASS/vcs/vdd_lpi_cx   w0 + 4svs_npa_str < I S ` p        ' >  UsbMmpmRegParam _ cj r slimbus    sbLpmMmpmRegParam _ c{ r slimbus    vdd_mxaqcom,rpmh-arc-regulator /vcs/vdd_mxa/vcs/vdd_mx    #mx.lvl 6 L \Tvdd_mxcqcom,rpmh-arc-regulator /vcs/vdd_mxc    #mxc.lvl 6 L \Tvdd_cxqcom,rpmh-arc-regulator /vcs/vdd_cx    #cx.lvl 6 L \Tvdd_lpi_mxqcom,rpmh-arc-regulator /vcs/vdd_lpi_mx/vcs/vdd_ssc_mx    #lmx.lvl 6 L \?Tvdd_lpi_cxqcom,rpmh-arc-regulator! /vcs/vdd_lpi_cx/vcs/vdd_ssc_int    #lcx.lvl 6 L \?Tssc_qup_fw_cfgqcom,qupfw-controller hssc_qup_0se0_cfgO tP }      se1_cfgO@ tQ }      se2_cfgO tR }      se3_cfgO tS }      se4_cfgO  t }      se5_cfgO @ tT }      se6_cfgO  tU }      se7_cfgO  t }      se8_cfgO  tV }      se9_cfgO @ tW }      se10_cfgO  t }      se11_cfgO  t }      se12_cfgO  t }      se13_cfgO @ tX }      se14_cfgO  tY }      swTcorecpt_boot_test `  test1      /  * ;My Secret Message, Please keep it secret!test2test_types G U R  h󵳥U#4 y  4VxeC!  /( 穣4VxܺvT2 test_pic_3 qcom,pic  test_uart1 qcom,uart   `baserxtxtest_uart2 qcom,uart PD_Access_control OEM_Flavor_Validation pmicbattmancharger_cfgqcom,pm-battman-chargerjeita_cfg    77 4 HFF U e therm_thresh_cfg t<P 27mtc_chg_cfg  ,  2 d 2wls_chg_cfg   !,; F Vchg_det_cfgamxchg_idt_cfgT;chg_icm_cfgufcs_cfg:;#,7N BdMd[k{Gbatt_health_cfgPFchg_smb_cfghijplatform_cfgqcom,pm-battman-plat#2u0Icqwd+beh_cfgDK[kchg_table_cfg6:"&%esd_cfg batt_auth_cfg&3G_{+&D;^@?c8Jbusbpd_cfgqcom,pm-battman-usbpducsi_cap_cfg@F 0ucsi_conn_cap_cfg&.7@LXdplpm_cfg|pd_policies_cfg1&,,!d@!d!dS  /<6,JQ_jyÀj2pd_static_info_cfg   lpd_cfg"0@<PfxSA ?tcpc_cfg#'4FQ\jvdm_cfg@ &%gauge_cfgqcom,pm-battman-gauge ,C,Wn}d(< d  ): J^idebugtoolsversion_tblqcom,image_version_tbl_idx} eic qcom,eicZerr_qdi qcom,err_qdiP pd_monaudio_process qcom,pd_mon_user_process_config/ramfs/audio_lpai.mbn3/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbnaudio_process"6 Iaudio_pdoem_process qcom,pd_mon_user_process_config/ramfs/qdsp6_oemsw.mbn4/rfs/root/vendor/firmware_mnt/image/qdsp6_oemsw.mbn oem_process"6Ioem_pdcharger_process qcom,pd_mon_user_process_config  charger_process"6 Icharger_pdqsh_process qcom,pd_mon_user_process_config/ramfs/qsh.mbn,/rfs/root/vendor/firmware_mnt/image/qsh.mbn qsh_process"6 Isensor_pdois_process qcom,pd_mon_user_process_config/ramfs/ois_lpai.mbn,/rfs/root/vendor/firmware_mnt/image/ois.mbn ois_process"6Iois_pdpd_mon_restartqcom,pd_mon_restartXnrcinitqcom,rcinit_cfgrcinit_config_spinordu0#?[wrcinit_config!4#?[wservreg qcom,servregmsm/adsp/root_pdmsmadsproot_pdJsys_m qcom,sys_m!tms_dog qcom,tms_dog4@B@Q@ `@l@u@@'<tms_diagqcom,tms_diagW0mprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config` debugtraceqcom,debugtracekproductspram_mgrqcom,pram_mgr {SSC_PRAMpram_partitionQMPQMPSENSORSSENSORSBUSESBUSES GPIGPI(WIGIGWIGIGBUSES_DEBUG BUSES_DEBUGCAMERA_OIS CAMERA_OISSENSORS_OIS SENSORS_OISsdcloaderqcom,sdcloadersdc_params<asdc_physpool'P)diagqcom,adsp_core_diagcfgdiagcfg_cmd>Qj*=UZ"?[p   "+Dax !diagcfg_param@    / B V j ~    !!!8!P!e2!y!! !@!! "" "'">"L"k<"""""##0K#I#a#s###d##$$-$F $b $z$$$$% %%4%M@%j<%%Z% %QURTOS_ISLAND_POOL%QURTOS_ISLAND_POOLdiagcfg_early_log&&_&1 &Gdiagcfg_f3_trace&_&u&dal qcom,dal& qdsp_pmconfigqcom,config_data&&&lpassRegRange&&l2ConfigRegRange&&cores-arraycore0&e'''#':?'Pcore1&f'''#':'Pcore2&g'''#':"'Pcore3&h'''#':'Pcore4&i'''#':'Pcore5&j''X'#':'Pcore6&l'''#':!'Pcore7&m''S'#': 'Pcore8&o'''#':.'Pcore9&{'''#':2'Pcore10&r'''# ':+'Pcore11&v'''# ':/'Pcore12&w'']'#':'Pcore13&y'''#':1'Pcore14&z'''#':0'Pcore15&|' 'no'#':67'Pcore16&' 'j'#':'Pcore17&''m'#':'Pcore18&''k'#':'Pcore19&''l'#':5'Pmemories-arraymemory0']'memory1']'clocks-arrayclock0'c'i'q '}/clk/cpu'''clock1'c'i'q'}lpass_core_cc_core_clk'''clock2'c'i'q'}lpass_audio_cc_bus_clk'''clock3'c'i'q'}lpass_aon_cc_aon_h_clk'''clock4'c6'i'q'}lpass_aon_cc_lpi_noc_ls_clk'''clock5'c7'i'q'}lpass_aon_cc_lpi_noc_hs_clk'''clock6'c'i'q '}lpass_audio_cc_slimbus_core_clk'''clock7'c 'i'q'}lpass_core_cc_lpm_core_clk'''clock8'c 'i'q '}lpass_core_cc_lpm_mem0_core_clk'''clock9'c'i'q'}lpass_audio_cc_codec_mem_clk'''clock10'c'i'q'}lpass_audio_cc_codec_mem0_clk'''clock11'c'i'q'}lpass_audio_cc_codec_mem1_clk'''clock12'c'i'q'}lpass_audio_cc_codec_mem2_clk'''clock13'c'i'q'}lpass_audio_cc_codec_mem3_clk'''clock14'c'i'q'}lpass_aon_mx_cc_va_mem0_clk'''clock15'c'i'q'}lpass_aon_mx_cc_va_mem1_clk'''clock16'c'i'q$'}lpass_core_cc_sysnoc_mport_core_clk'''clock17'c'i'q'}lpass_audio_cc_bus_timeout_clk'''clock18'cC'i'q('}lpass_aon_cc_lpass_0_lpmla_ahb_odsc_clk'''clock19'cD'i'q('}lpass_aon_cc_lpass_1_lpmla_ahb_odsc_clk'''clock20'c'i'q#'}lpass_core_cc_sysnoc_sway_core_clk'''clock21'c?'i'q'}scc_ccd_ahb2ahb_m_clk'''clock22'c@'i'q'}scc_ccd_ahb2ahb_s_clk'''clock23'cA'i'q'}scc_ahb2ahb_s_clk'''clock24'cB'i'q'}lpass_aon_mx_cc_ibi_clk'''clock25'cS'i'q'}lpass_core_cc_resampler_clk'''clock26'cX'i'q'}lpass_audio_cc_slimbus_clk'''clock27'cZ'i'q'}lpass_core_cc_avsync_stc_clk'''clock28'c['i'q'}lpass_core_cc_avsync_atime_clk'''clock29'c]'i'q'}lpass_core_cc_hw_af_clk'''clock30'c^'i'q'}lpass_core_cc_hw_af_noc_clk'''clock31'cn'i'q!'}lpass_lpmla_cc_lpass_0_lpmla_clk'''clock32'co'i'q!'}lpass_lpmla_cc_lpass_1_lpmla_clk'''clock33'ct'i'q '}lpass_aon_cc_enpu_scheduler_clk'''clock34'cj'i'q'}lpass_aon_cc_sdc_proc_fclk_clk'''clock35'cm'i'q '}scc_ccd_clk'''clock36'cl'i'q '}scc_smem_clk'''busport-arraybusPort0C'''''busPort1C'@''''busPort2CA'@''''busPort3CB'@''''busPort4CC'@''''busPort5CD'@''''busPort6CE'@''''busPort7C'''''busPort8C'''''busPort9C'''''busPort10C'''''busPort11C'@''''busPort12C '''''busPort13C '''''busPort14C'@'^'''busPort15C'''''busPort16C'@'''1'busPort17C'@'''1'busPort18C'''''busPort19C'''''busPort20C'''''$busPort21C'''''$busPort22C'''''$busPort23C '''''$busPort24C!'''''$busPort25C"'' '''$busPort26C$'''''$busPort27C%'''''$busPort28C'''''''$busPort29C('''''$busPort30C+'''''$busPort31C1'''''$busPort32C0'''''$busPort33C.'''''$busPort34C2'''''$busPort35C/'''''$busPort36C6'''C''$busPort37C7'''D''$busPort38C5''l'''5busPort39C?'''''?extroute-arrayextBusRoute0''%extBusRoute1'A'(extBusRoute2''%extBusRoute3'B'(extBusRoute4''%extBusRoute5'C'(extBusRoute6''%extBusRoute7'D'(extBusRoute8''%extBusRoute9'E'(mipsroute-arraymipsBwRoute0''%mipsBwRoute1'A'(pwrDomain-arraypwrDomain0''/core/cpu/latency('c(("(1pwrDomain1'!'lpass_core_cc_lpass_core_hm_gdsc('c(("(1pwrDomain2'!'lpass_aon_cc_lpass_audio_hm_gdsc('c(("(1pwrDomain3''('c(("(1pwrDomain4' 'lpass_aon_cc_lpass_ssc_gdsc( 'c(("(1cestaBw-arrayclient0(@(J(Qlpasspath0(](k5cestaClk-arrayclk0'cj'}lpass_aon_cc_sdc_proc_fclk_clkcestaPwrDomain-arraypwrDomain0' 'lpass_aon_cc_lpass_ssc_gdscfeatures-arrayfeature0z(xfeature1z(xfeature2z(xfeature3z(xfeature4z(xfeature5z(xfeature6z(xfeature7z(xfeature8z(xfeature9z(xfeature10z(x5feature11z(x/feature12z(xfeature13z(xfeature14z(x$=Xfeature15z(x 'feature16z(xfeature17z(xfeature18z(xfeature19z(xfeature20z(xfeature21z(xfeature22z(xfeature23z(xfeature24z(xfeature25z(xfeature26z(xfeature27z(xfeature28z(xfeature29z(xfeature30z(xfeature31z(xfeature32z(xfeature33z(xfeature34z(xfeature35z(xfeature36z(xfeature37z(xconfig_archqcom,config_archcompensatedDdrBwTable0(|rp0( 0(ܓX0(t20( U20(&60(,s0(2 0(8ـ 0(> 0( adspsnocVoteTable8(|'8( '8(ܓXX'8(t2'8( Ue'8(&6O'8(,'8(2'8(8ـU'8(>*'8('compensatedLecDdrBwTable0(|X0( 20(0(ׄs0(e 0( adspLecsnocVoteTable8(|X8( 28(O8(ׄ8(eU8(compensatedMlDdrBwTable0(| rpX0(kI0(Н20( 80(GWs0(n! 0( adspMlsnocVoteTable8(| X8(kI8(Н28( 8O8(GW8(n!U8(adspToLpiNocFreqTable(|0$($ 5(3(=PO(Mj(bkP$mlToLpiNocFreqTable(|$$(O 5(RH( O(&j(0$systemcacheqcom,systemcache-sw((@ (#-. llc-lpi-dumpqcom,llc-lpi-dump4(QSH_ISLAND_POOLSSC_ISLAND_POOLQSHTECH_ISLAND_POOL__symbols__/soc(/soc/clock-controller@100000(/soc/clock-controller@1f40000)/soc/clock-controller@7700000)/soc/clock-controller@6bc0000)$/soc/clock-controller@7b00000)2/soc/clock-controller@6e40000)A/soc/clock-controller@7a00000)E/soc/cesta@7213000)Q/soc/ipcc/ipcc@403000)\/soc/ipcc/ipcc@441000)l/soc/ipcc/ipcc@481000)|/soc/ipcc/ipcc@4c1000)/soc/ipcc/ipcc@501000)/soc/ipcc_legacy@6888004)/soc/pinctrl@f100000!)/soc/pinctrl@f100000/qup2_se0_l0*)/soc/pinctrl@f100000/ibi_i3c_qup2_se0_sda!)/soc/pinctrl@f100000/qup2_se0_l1*)/soc/pinctrl@f100000/ibi_i3c_qup2_se0_scl!)/soc/pinctrl@f100000/qup2_se0_l2!)/soc/pinctrl@f100000/qup2_se0_l3!)/soc/pinctrl@f100000/qup2_se1_l0** /soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda!*/soc/pinctrl@f100000/qup2_se1_l1**+/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl!*@/soc/pinctrl@f100000/qup2_se1_l2!*L/soc/pinctrl@f100000/qup2_se1_l3!*X/soc/pinctrl@f100000/qup2_se2_l0**d/soc/pinctrl@f100000/ibi_i3c_qup2_se2_sda!*y/soc/pinctrl@f100000/qup2_se2_l1**/soc/pinctrl@f100000/ibi_i3c_qup2_se2_scl!*/soc/pinctrl@f100000/qup2_se2_l2!*/soc/pinctrl@f100000/qup2_se3_l0**/soc/pinctrl@f100000/ibi_i3c_qup2_se3_sda!*/soc/pinctrl@f100000/qup2_se2_l6!*/soc/pinctrl@f100000/qup2_se3_l1**/soc/pinctrl@f100000/ibi_i3c_qup2_se3_scl!*/soc/pinctrl@f100000/qup2_se2_l4!+/soc/pinctrl@f100000/qup2_se3_l2!+ /soc/pinctrl@f100000/qup2_se2_l3!+/soc/pinctrl@f100000/qup2_se3_l3!+$/soc/pinctrl@f100000/qup2_se2_l5!+0/soc/pinctrl@f100000/qup2_se4_l0!+ /soc/pinctrl@75C0000/qup_ssc0_se1_i3c_sleep1>#/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_active0>?/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_sleep->Z/soc/pinctrl@75C0000/qup_ssc0_se1_spi_active,>r/soc/pinctrl@75C0000/qup_ssc0_se1_spi_sleep0>/soc/pinctrl@75C0000/qup_ssc0_se1_spi_3w_active/>/soc/pinctrl@75C0000/qup_ssc0_se1_spi_3w_sleep.>/soc/pinctrl@75C0000/qup_ssc0_se1_uart_active->/soc/pinctrl@75C0000/qup_ssc0_se1_uart_sleep->/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_active,?/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_sleep-?/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_active,?6/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_sleep1?M/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_active0?i/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_sleep-?/soc/pinctrl@75C0000/qup_ssc0_se2_spi_active,?/soc/pinctrl@75C0000/qup_ssc0_se2_spi_sleep0?/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_active/?/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_sleep.?/soc/pinctrl@75C0000/qup_ssc0_se2_uart_active-@/soc/pinctrl@75C0000/qup_ssc0_se2_uart_sleep-@/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_active,@1/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_sleep-@H/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_active,@`/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_sleep1@w/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_active0@/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_sleep-@/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_active,@/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_sleep-@/soc/pinctrl@75C0000/qup_ssc0_se4_spi_active,@/soc/pinctrl@75C0000/qup_ssc0_se4_spi_sleep0A /soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_active/A'/soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_sleep.AA/soc/pinctrl@75C0000/qup_ssc0_se4_uart_active-AZ/soc/pinctrl@75C0000/qup_ssc0_se4_uart_sleep-Ar/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_active,A/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_sleep-A/soc/pinctrl@75C0000/qup_ssc0_se5_i3c_active,A/soc/pinctrl@75C0000/qup_ssc0_se5_i3c_sleep1A/soc/pinctrl@75C0000/qup_ssc0_se5_i3c_ibi_active0A/soc/pinctrl@75C0000/qup_ssc0_se5_i3c_ibi_sleep-B/soc/pinctrl@75C0000/qup_ssc0_se5_spi_active,B/soc/pinctrl@75C0000/qup_ssc0_se5_spi_sleep0B6/soc/pinctrl@75C0000/qup_ssc0_se5_spi_3w_active/BQ/soc/pinctrl@75C0000/qup_ssc0_se5_spi_3w_sleep.Bk/soc/pinctrl@75C0000/qup_ssc0_se5_uart_active-B/soc/pinctrl@75C0000/qup_ssc0_se5_uart_sleep-B/soc/pinctrl@75C0000/qup_ssc0_se6_i2c_active,B/soc/pinctrl@75C0000/qup_ssc0_se6_i2c_sleep-B/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_active,B/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_sleep1B/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_ibi_active0C/soc/pinctrl@75C0000/qup_ssc0_se6_i3c_ibi_sleep-C1/soc/pinctrl@75C0000/qup_ssc0_se6_spi_active,CI/soc/pinctrl@75C0000/qup_ssc0_se6_spi_sleep0C`/soc/pinctrl@75C0000/qup_ssc0_se6_spi_3w_active/C{/soc/pinctrl@75C0000/qup_ssc0_se6_spi_3w_sleep.C/soc/pinctrl@75C0000/qup_ssc0_se6_uart_active-C/soc/pinctrl@75C0000/qup_ssc0_se6_uart_sleep-C/soc/pinctrl@75C0000/qup_ssc0_se7_i2c_active,C/soc/pinctrl@75C0000/qup_ssc0_se7_i2c_sleep-C/soc/pinctrl@75C0000/qup_ssc0_se7_spi_active,D /soc/pinctrl@75C0000/qup_ssc0_se7_spi_sleep0D$/soc/pinctrl@75C0000/qup_ssc0_se7_spi_3w_active/D?/soc/pinctrl@75C0000/qup_ssc0_se7_spi_3w_sleep.DY/soc/pinctrl@75C0000/qup_ssc0_se7_uart_active-Dr/soc/pinctrl@75C0000/qup_ssc0_se7_uart_sleep-D/soc/pinctrl@75C0000/qup_ssc0_se8_i2c_active,D/soc/pinctrl@75C0000/qup_ssc0_se8_i2c_sleep-D/soc/pinctrl@75C0000/qup_ssc0_se8_i3c_active,D/soc/pinctrl@75C0000/qup_ssc0_se8_i3c_sleep1D/soc/pinctrl@75C0000/qup_ssc0_se8_i3c_ibi_active0E/soc/pinctrl@75C0000/qup_ssc0_se8_i3c_ibi_sleep-E/soc/pinctrl@75C0000/qup_ssc0_se9_i2c_active,E7/soc/pinctrl@75C0000/qup_ssc0_se9_i2c_sleep-EN/soc/pinctrl@75C0000/qup_ssc0_se9_i3c_active,Ef/soc/pinctrl@75C0000/qup_ssc0_se9_i3c_sleep1E}/soc/pinctrl@75C0000/qup_ssc0_se9_i3c_ibi_active0E/soc/pinctrl@75C0000/qup_ssc0_se9_i3c_ibi_sleep.E/soc/pinctrl@75C0000/qup_ssc0_se10_i2c_active-E/soc/pinctrl@75C0000/qup_ssc0_se10_i2c_sleep.E/soc/pinctrl@75C0000/qup_ssc0_se10_spi_active-E/soc/pinctrl@75C0000/qup_ssc0_se10_spi_sleep1F/soc/pinctrl@75C0000/qup_ssc0_se10_spi_3w_active0F2/soc/pinctrl@75C0000/qup_ssc0_se10_spi_3w_sleep/FM/soc/pinctrl@75C0000/qup_ssc0_se10_uart_active.Fg/soc/pinctrl@75C0000/qup_ssc0_se10_uart_sleep.F/soc/pinctrl@75C0000/qup_ssc0_se11_i2c_active-F/soc/pinctrl@75C0000/qup_ssc0_se11_i2c_sleep.F/soc/pinctrl@75C0000/qup_ssc0_se11_spi_active-F/soc/pinctrl@75C0000/qup_ssc0_se11_spi_sleep1F/soc/pinctrl@75C0000/qup_ssc0_se11_spi_3w_active0F/soc/pinctrl@75C0000/qup_ssc0_se11_spi_3w_sleep/G/soc/pinctrl@75C0000/qup_ssc0_se11_uart_active.G3/soc/pinctrl@75C0000/qup_ssc0_se11_uart_sleep.GL/soc/pinctrl@75C0000/qup_ssc0_se12_i2c_active-Ge/soc/pinctrl@75C0000/qup_ssc0_se12_i2c_sleep.G}/soc/pinctrl@75C0000/qup_ssc0_se13_i2c_active-G/soc/pinctrl@75C0000/qup_ssc0_se13_i2c_sleep.G/soc/pinctrl@75C0000/qup_ssc0_se13_i3c_active-G/soc/pinctrl@75C0000/qup_ssc0_se13_i3c_sleep2G/soc/pinctrl@75C0000/qup_ssc0_se13_i3c_ibi_active1G/soc/pinctrl@75C0000/qup_ssc0_se13_i3c_ibi_sleep.H/soc/pinctrl@75C0000/qup_ssc0_se13_spi_active-H1/soc/pinctrl@75C0000/qup_ssc0_se13_spi_sleep1HI/soc/pinctrl@75C0000/qup_ssc0_se13_spi_3w_active0He/soc/pinctrl@75C0000/qup_ssc0_se13_spi_3w_sleep/H/soc/pinctrl@75C0000/qup_ssc0_se13_uart_active.H/soc/pinctrl@75C0000/qup_ssc0_se13_uart_sleep.H/soc/pinctrl@75C0000/qup_ssc0_se14_i2c_active-H/soc/pinctrl@75C0000/qup_ssc0_se14_i2c_sleep.H/soc/pinctrl@75C0000/qup_ssc0_se14_i3c_active-H/soc/pinctrl@75C0000/qup_ssc0_se14_i3c_sleep2I/soc/pinctrl@75C0000/qup_ssc0_se14_i3c_ibi_active1I2/soc/pinctrl@75C0000/qup_ssc0_se14_i3c_ibi_sleepIN/soc/timetick/timer@68a2000IZ/soc/timetick/timer@68a3000 If/soc/spmi_bus@c400000/pmk8550@09Il/soc/spmi_bus@c400000/pmk8550@0/spmi-vadc@92/therm_tableIx/soc/qdss/tpath_lpi_tpdaI/soc/qdss/tpath_rscc_tpdaI/soc/qdss/tpath_audio_tpdaI/soc/qdss/tpath_lpi_stmI/soc/qdss/tpath_lpi_etmI/soc/qdss/tpath_stmI/soc/qdss/tpath_sdc_itmI/soc/qdss/tpath_lpi_nocI/soc/qdss/tpath_aon_cam_nocI/soc/qdss/tpath_aocJ/soc/qdss/tpath_swm_etmJ/soc/funnel@10041000J/soc/funnel@10B04000J%/soc/funnel@10B44000J./soc/funnel@10B50000J7/soc/tpda@10B47000J=/soc/tpda@10B53000JF/soc/tpda@10B55000=/soc/tnoc@10B310009JP/soc/kernel_test_devices@0/interrupt-controller@10140000JU/soc/systemcache@24800000Jb/soc/ibi_ssc_0_cfg@7500000Jp/soc/ibi_ssc_1_cfg@7510000J~/soc/ibi_ssc_2_cfg@7520000J/soc/ibi_ssc_3_cfg@7530000J/soc/ibi_ssc_4_cfg@7540000J/soc/ibi_ssc_5_cfg@7550000J/soc/ibi_ssc_6_cfg@7560000J/soc/ibi_ssc_7_cfg@7570000J/soc/ibi_ssc_8_cfg@7580000J/soc/ibi_ssc_9_cfg@7590000J/soc/ibi_top_0_cfg@EC90000J/soc/ibi_top_1_cfg@ECA0000K /soc/ibi_top_2_cfg@ECB0000K/soc/ibi_top_3_cfg@ECC0000K&/soc/ibi_top_4_cfg@ECD0000K4/soc/ibi_top_5_cfg@ECE0000 KB/soc/vdd_mxa KJ/soc/vdd_mxc KR/soc/vdd_cxKY/soc/vdd_lpi_mxKd/soc/vdd_lpi_cxKo/sw modelcompatible#address-cells#size-cellsproc-namechip-infospmi-bus0spmi-bus1phandleregreg-names#clock-cellssupported-hostshostremote-hostfifo-sizemtu-sizeirq-outqos-max-ratechannel-namemailbox-area-size-bytesmaster-mailbox-size-bytesmax-tx-pending-itemsis-mastermailbox-desc-starthost-nameidtransportremote-ssch-nameoptionsprioritystack-sizeintentstx-channelrx-channelhost-idfflagsmax-entriesdestprocirqcore-top-csr-strtcsr-basemutex-offsets-datawonce-offsetsclientprotocol-nameprotocol-idxinterrupt-parentinterrupts#signalsclient-mappingoffsetout-maskngpioswidthqcom,strongpullegpiogpio-controller#gpio-cellsinterrupt-typesinterrupt-namessummary-targetprocglobal-ctxt-namemuxconfigqcom,sleep-configtimer-nametimer-freqtimer-numtimer-interruptuse-interruptsidmidpmicbidtherm-tbllabelhw-chhw-settleavg-spdec-ratiocal-methodscalingscale-fcnpull-upasidint-tablepmic-sidgpio-numarr_idhw-common-paramsadctm-hw-paramstrip-rangebase_portnum_portsatidsync_periodlpi_funnellpi_funnel_portport_ddr_lpi_tnocdbg_regspwrdbg_ctrl_regcti_channelscti_triggerstpathtstypetpdm_nametpdatpda_portdatasetcmb_sizetpda_nameport_occupied_masktnoc_idtnoc_funnel_namecti_nameinterrupt-controller#interrupt-cellsmessagellcc-common-regllcc-lcp-regdisable-wrsc-on-preloadlpi-basescidibi_idgpiigpii_irqmgr_irqstatusgsi_patcsr_addrtcsr_gpii_offsettcsr_irqgpii_interruptsnum_gpiiactiveclock-namesclocksqup_idqup_common_offsetse_wrapper_base_offsetcore_frequencyqup_flagsnum_sesdc_gpii_listcore_offsetibi_instancese_flagsse_indexFIFO_MODEprotocol_supportedinterface_supportednum_gpiisring_size_multipliercore_irqpdc_irqparent_wakeup_gpioshared_seod_frequencyi2c_hs_i3c_src_freqis_pipeline_enablepinctrl-namespinctrl-0pinctrl-1pinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11i2c_hubnum_top_qupsirq_numqup0_cfgqup1_cfgqup2_cfguStructVerpszInstNameuaMasterEApszHwioBaseuHwioBaseOffsetuHwioBasehBamDevuIntIduBamIntIduMyEEsmbus_clksmbus_datauGpioIntNumuaNumEndPointsuaVoltageVotebIsLpiTlmmLAuaEAuDataLineMasknum_device_propstlmm_name_strsvs_npa_stris_masterdefault_clock_gearprog_bam_trustisland_votesubsystem_sleep_votetlmm_offsettlmm_valsvs_npause_gpio_intlog_levelno_retentionnum_local_portslocal_port_baselocal_channel_baseshared_channel_basenum_local_countersis_lpm_used_for_mgr_bam_translpm_mgr_sb_region_baselpm_mgr_sb_region_sizeis_lpm_sat_sb_region_dump_enablelpm_sat_sb_region_baselpm_sat_sb_region_sizeee_assignrevMmpmCoreIdTypeMmpmCoreInstanceIdTypepClientNamepwrCtrlFlagcallBackFlagMMPM_CallbackcbFcnStackSizeregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-init-microvoltqcom,resource-nameqcom,all-pd-regulatorqcom,lpr-enableqcom,drv-idnum_ssc_qupibi_baseprotocolse_island_configtre_list_sizeibi_se_indexse_modeload_fwdfs_modetest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altPD_indicatortest_oem_entryjeita-algafp-cold-degcjeita-hard-cold-degcjeita-hard-hot-degcjeita-hard-hys-degcafp-hot-degcvflt-nominal-mvfcc-nominal-madie-temp-cfgconn-temp-cfgen-aged-batt-comprechg-itermrechg-soc-delta-pctrechg-delta-vflt-mvvflt-comp-mviterm-comp-maen-wlswls-pre-regulatorboost-srcotg-boost-srcwls-tx-cfgext-gpio-boostusb-switchwls-load-switchwls-to-vinen-apsd-pwrqc-det-cfgdam-hc-overrideapsd-rerun-cfgdam-aicl-cfgen-ufcsen-dam-qc-usbslave-addrforce-eoc-5vptm-cfg-1sen-inov-chg-5vse-idxse-int-numse-flagstlmm-gpio-numpmic-gpio-numpmic-idxufcs-flagssnk-max-mvsnk-max-mavdm-limit-cfgwd-timer-cfg-mswd-timer-pet-mshw-versionsw-versionen-chg-lmtcharge-end-thresholdcharge-start-thresholdsmb-intf-cfgi2c-instancesmb-m-addrsmb-s-addrsmb-r-addrstruct-verplat-idis-test-modetest-mode-flagchg-heartbeat-timer-msdischg-heartbeat-timer-mspoll-timer-mschg-done-timer-msvbatt-avg-sample-sizeen-linear-socsoc-conv-ptmin-linear-socwd-bark-timer-mswd-bite-timer-msgen-test-interfaceen-stepchg-jeitaiterm-mabmd-src-selen-direct-chgprecharge-curr-step-sizeen-behbeh-debug-boardbeh-normal-battbeh-smart-auth-statebeh-unknown-statebeh-batt-miss-statebeh-invalid-statebeh-afp-statedbg-rid-cfgnormal-rid-cfgsmart-rid-cfgchg-table-maxesd-timer-msesd-voltage-mvesd-init-socen-batt-authbatt-auth-timeout-sbatt-auth-checktimer-msbatt-unauth-charging-actionbatt-auth-public-key-lenbatt-auth-challenge-lenbatt-auth-response-lenbatt-auth-public-keyen-batt-auth-bsi-chipattributesconn-numen-alt-modebc-verpd-vertypec-verop-modeproviderconsumerdfp-swap-enufp-swap-ensrc-swap-ensnk-swap-enext-op-modeport-idxen-pden-panpd-revsnk-cap-sizesnk-caps-pdossnk-max-voltage-mvsnk-max-current-masnk-pwr-eval-algsnk-max-pwr-uwsrc-max-voltage-mvsrc-max-current-masrc-max-pwr-uwsrc-cap-sizesrc-caps-pdosen-ppsen-vconn-swapen-fr-swapen-vdm-altmodeen-vdm-cable-discoveryslow-charge-thrmismatch-thrdrp-pps-supportmpm-snk-time-msmpm-src-time-mspan-ack-tmout-msbatt-cap-vidbatt-pidsrc-cap-ext-cfgen-lpden-fodrsbu-thr-kohmholdoff-time-mscooldown-time-smitigation-current-masink-periodic-lpdcompbox-imp-cfg-sizesbu1-imp-kohmsbu2-imp-kohmcc1-imp-kohmcc2-imp-kohmdp-imp-kohmdm-imp-kohmfod-cc1-imp-kohmfod-cc2-imp-kohmport-roleen-trysnken-trysrcdam-gpio-endam-pmic-idxdam-pmic-gpio-numen-dam-srcsrc-rp-valen-audio-adapusb-switch-notify-envbus-rampdown-wait-msvbus-default-mvvbus-init-step-mvvconn-src-selvdo-headercert-stateproductdfp-productufp-productsop-discover-respvph-min-mvfvss-entry-delta-mvfvss-vbatt-filt-tau-usfcss-entry-delta-mafcss-ibatt-filt-tau-ushold-soc-1-pctcl-learn-min-delta-soccl-wt-learnsoh-tbat-range-degcsoh-soc-rangeignore-shdn-soc-parampon-debug-fifo-counthpm-fifo-lenvbatt-empty-1svbatt-empty-2sen-split-profileseperate-2p-battvbat-cut-off-mvibatt-cutoff-min-marconn-mohmibatt-full-delta-maimage_idxeic_crash_enableeic_crash_typeeic_crash_delaypd_timeout_exit_msecthreshold_timeout_secnum_pdrs_logpd_binary_local_pathpd_binary_remote_pathpd_namepd_mon_install_attrpd_mon_image_sw_idsubdomain_namepd_mon_restart_enablepd_mon_dump_disablercinit_term_err_fatal_enablercinit_term_timeoutrcinit_term_timeout_group_0rcinit_term_timeout_group_1rcinit_term_timeout_group_2rcinit_term_timeout_group_3rcinit_term_timeout_group_4rcinit_term_timeout_group_5rcinit_term_timeout_group_6rcinit_term_timeout_group_7rcinit_term_latency_enableservreg_local_domainservreg_soc_nameservreg_domain_nameservreg_subdomain_nameservreg_qmi_instance_idssctl_srvsys_m_smem_ssr_reswdog_nmi_timewdog_bite_timewdog_bark_timewdog_statuswdog_ctlwdog_bite_nmiwdog_resetwdog_nmi_time_data_bmskwdog_bite_time_data_bmskwdog_bark_time_data_bmskwdog_ctl_wdog_to_nmi_en_bmskwdog_ctl_wdog_to_nmi_en_shftwdog_ctl_enable_bmskwdog_ctl_enable_shftwdog_reset_wdog_reset_shftimage_idservice_idqdss_service_idpram_namept_namewdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizediag_cmd_request_fdiag_start_stress_test_fdiag_stress_test_loopbackdiag_legacy_health_count_basediag_get_max_req_pkt_lendiag_delay_health_count_basediag_dcm_cmd_reg_test_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_flow_control_count_basediag_dsm_chained_count_basediag_get_cmd_reg_tbldiag_subsys_mask_retrieval_basediag_f3_trace_set_configdiag_tx_mode_configdiag_stress_test_delayed_rspdiag_drop_threshold_configdiag_query_enablediag_get_time_apidiag_get_drop_perdiag_uimage_health_statsdiag_start_stress_test_adv_fdiag_health_stats_basediag_get_set_drain_paramdiag_set_drain_propdiag_health_report_configdiag_get_set_client_settingsdiag_lock_buffer_apidiag_instance_id_basediag_err_ulog_sizediag_debug_ulog_sizediag_cmd_ulog_sizediag_data_ulog_sizediag_qdss_ulog_sizediag_ctrl_ulog_sizediag_listener_ulog_sizediag_sendbuf_dbg_ulog_sizediag_mpd_drain_timer_lendiag_mpd_buf_commit_thresh_perdiag_mpd_buf_drain_thresh_perdiag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_drain_timer_lendiag_event_send_maxdiag_event_heap_sizediag_ctrl_send_buf_sizediag_ctrl_read_buf_sizediag_cmd_read_buf_sizediag_event_sec_heap_sizediag_dci_read_buf_sizediag_rsp_heap_sizediag_heap_sizediag_f3_trace_buf_sizediag_buf_sizediag_rsp_alloc_retry_timer_lendiag_mask_notify_timer_lendiag_tx_sleep_threshold_defaultdiag_tx_sleep_time_defaultdiag_core_pd_drain_thresholddiag_sio_timeout_timer_lendiag_cmd_read_tout_timer_lendiag_max_active_listenersdiag_many_drain_per_markdiag_few_drain_per_markdiag_hdlc_pad_lendiag_stress_task_sleep_completediag_buf_commit_thresholddiag_buffer_default_lock_statediag_drop_flow_cnt_incrdiag_drop_per_step_maxdiag_drop_per_threshold_maxdiag_deferrable_timerdiag_deferrable_timer_exdiag_send_data_buf_size_maxdiag_min_send_data_sizediag_msg_fmt_str_arg_sizediag_event_rpt_pkt_len_size_nrtdiag_event_rpt_pkt_size_nrtdiag_event_send_max_nrtdiag_event_timer_len_nrtdiag_tx_sleep_threshold_nrtdiag_tx_sleep_time_nrtdiag_drain_timer_len_nrtdiagbuf_commit_threshold_nrtdiag_mpd_commit_thresh_nrt_perdiag_uimage_drain_timer_lendiag_uimage_buf_high_per_wmdiag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_pooldiag_early_log_controldiag_early_log_maskdiag_early_event_maskdiag_early_message_maskdiag_f3_trace_controldiag_f3_trace_detail_maskdiag_f3_trace_versionGlbCtxtHWMutexNumberTHREAD_NUMBEROVERHANG_VOTE_TIMEOUT_MSDEBUG_LEVELbaseAddrphysAddrcoreIdpwrDomaincoreClockInstancesmasterBusPortInstancesslaveBusPortInstancesnumInstancesmemIdclkIdclkTypeclkCntlTypeclkNameclkSrcIdmemoryIdportConnectionbusClkregProgClocksicbarbMasteraccessPorticbarbSlavemasterPortslavePortpwrDomainNamepwrDomainTypeintrReinitTriggerintrReinitDonesecurityClocksclientNumrouteshw_instancemasterIcbPortslaveIcbPortminindex0index1index2index3index4index5index6index7index8index9index10llccsscid-mapping-regclientsdump-poolsgcclpass_aon_cclpass_aon_mx_cclpass_audio_cclpass_core_cclpass_lpmla_ccscclpass_cestaipcc_mprocipcc_compute_l0ipcc_compute_l1ipcc_periphipcc_fenceipcc_legacytlmmqup2_se0_l0ibi_i3c_qup2_se0_sdaqup2_se0_l1ibi_i3c_qup2_se0_sclqup2_se0_l2qup2_se0_l3qup2_se1_l0ibi_i3c_qup2_se1_sdaqup2_se1_l1ibi_i3c_qup2_se1_sclqup2_se1_l2qup2_se1_l3qup2_se2_l0ibi_i3c_qup2_se2_sdaqup2_se2_l1ibi_i3c_qup2_se2_sclqup2_se2_l2qup2_se3_l0ibi_i3c_qup2_se3_sdaqup2_se2_l6qup2_se3_l1ibi_i3c_qup2_se3_sclqup2_se2_l4qup2_se3_l2qup2_se2_l3qup2_se3_l3qup2_se2_l5qup2_se4_l0qup2_se4_l1qup2_se4_l2qup2_se4_l3qup2_se5_l0qup2_se5_l1qup2_se5_l2qup2_se5_l3qup2_se5_l6qup2_se6_l0qup2_se6_l1qup2_se6_l2qup2_se6_l3qup2_se7_l0ibi_i3c_qup2_se7_sdaqup2_se7_l1ibi_i3c_qup2_se7_sclqup2_se7_l2qup2_se7_l3qup1_se0_l0ibi_i3c_qup1_se0_sdaqup1_se0_l1ibi_i3c_qup1_se0_sclqup1_se0_l2qup1_se0_l3qup1_se1_l0ibi_i3c_qup1_se1_sdaqup1_se1_l1ibi_i3c_qup1_se1_sclqup1_se1_l2qup1_se1_l3qup1_se2_l0qup1_se2_l1qup1_se2_l2qup1_se2_l3qup1_se3_l0qup1_se3_l1qup1_se3_l2qup1_se3_l3qup1_se4_l0ibi_i3c_qup1_se4_sdaqup1_se4_l1ibi_i3c_qup1_se4_sclqup1_se4_l2qup1_se4_l3qup1_se5_l0qup1_se5_l1qup1_se5_l2qup1_se5_l3qup1_se6_l0qup1_se6_l1qup1_se6_l2qup1_se6_l3qup1_se7_l0qup1_se7_l1qup1_se7_l2qup1_se7_l3qup1_se2_l4qup1_se2_l5qup1_se2_l6top_qup1_se0_i2c_activetop_qup1_se0_i2c_sleeptop_qup1_se0_i3c_activetop_qup1_se0_i3c_sleeptop_qup1_se0_i3c_ibi_activetop_qup1_se0_i3c_ibi_sleeptop_qup1_se0_spi_activetop_qup1_se0_spi_sleeptop_qup1_se0_uart_activetop_qup1_se0_uart_sleeptop_qup1_se1_i2c_activetop_qup1_se1_i2c_sleeptop_qup1_se1_i3c_activetop_qup1_se1_i3c_sleeptop_qup1_se1_i3c_ibi_activetop_qup1_se1_i3c_ibi_sleeptop_qup1_se1_spi_activetop_qup1_se1_spi_sleeptop_qup1_se1_uart_activetop_qup1_se1_uart_sleeptop_qup1_se2_i2c_activetop_qup1_se2_i2c_sleeptop_qup1_se2_spi_activetop_qup1_se2_spi_sleeptop_qup1_se2_uart_activetop_qup1_se2_uart_sleeptop_qup1_se3_i2c_activetop_qup1_se3_i2c_sleeptop_qup1_se3_spi_activetop_qup1_se3_spi_sleeptop_qup1_se3_uart_activetop_qup1_se3_uart_sleeptop_qup1_se4_i2c_activetop_qup1_se4_i2c_sleeptop_qup1_se4_i3c_activetop_qup1_se4_i3c_sleeptop_qup1_se4_i3c_ibi_activetop_qup1_se4_i3c_ibi_sleeptop_qup1_se4_spi_activetop_qup1_se4_spi_sleeptop_qup1_se4_uart_activetop_qup1_se4_uart_sleeptop_qup1_se5_i2c_activetop_qup1_se5_i2c_sleeptop_qup1_se5_spi_activetop_qup1_se5_spi_sleeptop_qup1_se5_uart_activetop_qup1_se5_uart_sleeptop_qup1_se6_i2c_activetop_qup1_se6_i2c_sleeptop_qup1_se6_spi_activetop_qup1_se6_spi_sleeptop_qup1_se6_uart_activetop_qup1_se6_uart_sleeptop_qup1_se7_i2c_activetop_qup1_se7_i2c_sleeptop_qup1_se7_spi_activetop_qup1_se7_spi_sleeptop_qup1_se7_uart_activetop_qup1_se7_uart_sleeptop_qup2_se0_i2c_activetop_qup2_se0_i2c_sleeptop_qup2_se0_i3c_activetop_qup2_se0_i3c_sleeptop_qup2_se0_i3c_ibi_activetop_qup2_se0_i3c_ibi_sleeptop_qup2_se0_spi_activetop_qup2_se0_spi_sleeptop_qup2_se0_uart_activetop_qup2_se0_uart_sleeptop_qup2_se1_i2c_activetop_qup2_se1_i2c_sleeptop_qup2_se1_i3c_activetop_qup2_se1_i3c_sleeptop_qup2_se1_i3c_ibi_activetop_qup2_se1_i3c_ibi_sleeptop_qup2_se1_spi_activetop_qup2_se1_spi_sleeptop_qup2_se1_uart_activetop_qup2_se1_uart_sleeptop_qup2_se2_i2c_activetop_qup2_se2_i2c_sleeptop_qup2_se2_spi_activetop_qup2_se2_spi_sleeptop_qup2_se2_uart_activetop_qup2_se2_uart_sleeptop_qup2_se3_i2c_activetop_qup2_se3_i2c_sleeptop_qup2_se3_spi_activetop_qup2_se3_spi_sleeptop_qup2_se3_uart_activetop_qup2_se3_uart_sleeptop_qup2_se4_i2c_activetop_qup2_se4_i2c_sleeptop_qup2_se4_spi_activetop_qup2_se4_spi_sleeptop_qup2_se4_uart_activetop_qup2_se4_uart_sleeptop_qup2_se5_i2c_activetop_qup2_se5_i2c_sleeptop_qup2_se5_spi_activetop_qup2_se5_spi_sleeptop_qup2_se5_uart_activetop_qup2_se5_uart_sleeptop_qup2_se6_i2c_activetop_qup2_se6_i2c_sleeptop_qup2_se6_spi_activetop_qup2_se6_spi_sleeptop_qup2_se6_uart_activetop_qup2_se6_uart_sleeptop_qup2_se7_i2c_activetop_qup2_se7_i2c_sleeptop_qup2_se7_i3c_activetop_qup2_se7_i3c_sleeptop_qup2_se7_i3c_ibi_activetop_qup2_se7_i3c_ibi_sleeptop_qup2_se7_spi_activetop_qup2_se7_spi_sleeptop_qup2_se7_uart_activetop_qup2_se7_uart_sleeplpi_tlmmslimbus_clkslimbus_dataslimbus_default_gpio_cfgssc_tlmmssc_qupv3_se0_0ssc_qupv3_se0_1ssc_qupv3_se1_0ssc_qupv3_se1_1ssc_qupv3_se2_0ssc_qupv3_se2_1ssc_qupv3_se2_2ssc_qupv3_se4_4ssc_qupv3_se2_3ssc_qupv3_se4_5ssc_qupv3_se3_0ssc_qupv3_se2_4ssc_qupv3_se3_1ssc_qupv3_se2_5ssc_qupv3_se4_0ssc_qupv3_se4_1ssc_qupv3_se4_2ssc_qupv3_se4_3ssc_qupv3_se5_2ssc_qupv3_se5_0ssc_qupv3_se1_2ssc_qupv3_se5_3ssc_qupv3_se5_1ssc_qupv3_se1_3ssc_qupv3_se6_0ssc_qupv3_se6_2ssc_qupv3_se10_2ssc_qupv3_se6_1ssc_qupv3_se6_3ssc_qupv3_se10_3ssc_qupv3_se7_2ssc_qupv3_se7_0ssc_qupv3_se7_3ssc_qupv3_se7_1ssc_qupv3_se8_0ssc_qupv3_se8_1ssc_qupv3_se9_0ssc_qupv3_se9_1ssc_qupv3_se10_0ssc_qupv3_se10_1ssc_qupv3_se11_0ssc_qupv3_se11_1ssc_qupv3_se11_2ssc_qupv3_se11_3ssc_qupv3_se12_0ssc_qupv3_se12_1ssc_qupv3_se13_0ssc_qupv3_se13_1ssc_qupv3_se13_2ssc_qupv3_se13_3ssc_qupv3_se14_0ssc_qupv3_se14_1qup_ssc0_se0_i2c_activequp_ssc0_se0_i2c_sleepqup_ssc0_se0_i3c_activequp_ssc0_se0_i3c_sleepqup_ssc0_se0_i3c_ibi_activequp_ssc0_se0_i3c_ibi_sleepqup_ssc0_se1_i2c_activequp_ssc0_se1_i2c_sleepqup_ssc0_se1_i3c_activequp_ssc0_se1_i3c_sleepqup_ssc0_se1_i3c_ibi_activequp_ssc0_se1_i3c_ibi_sleepqup_ssc0_se1_spi_activequp_ssc0_se1_spi_sleepqup_ssc0_se1_spi_3w_activequp_ssc0_se1_spi_3w_sleepqup_ssc0_se1_uart_activequp_ssc0_se1_uart_sleepqup_ssc0_se2_i2c_activequp_ssc0_se2_i2c_sleepqup_ssc0_se2_i3c_activequp_ssc0_se2_i3c_sleepqup_ssc0_se2_i3c_ibi_activequp_ssc0_se2_i3c_ibi_sleepqup_ssc0_se2_spi_activequp_ssc0_se2_spi_sleepqup_ssc0_se2_spi_3w_activequp_ssc0_se2_spi_3w_sleepqup_ssc0_se2_uart_activequp_ssc0_se2_uart_sleepqup_ssc0_se3_i2c_activequp_ssc0_se3_i2c_sleepqup_ssc0_se3_i3c_activequp_ssc0_se3_i3c_sleepqup_ssc0_se3_i3c_ibi_activequp_ssc0_se3_i3c_ibi_sleepqup_ssc0_se4_i2c_activequp_ssc0_se4_i2c_sleepqup_ssc0_se4_spi_activequp_ssc0_se4_spi_sleepqup_ssc0_se4_spi_3w_activequp_ssc0_se4_spi_3w_sleepqup_ssc0_se4_uart_activequp_ssc0_se4_uart_sleepqup_ssc0_se5_i2c_activequp_ssc0_se5_i2c_sleepqup_ssc0_se5_i3c_activequp_ssc0_se5_i3c_sleepqup_ssc0_se5_i3c_ibi_activequp_ssc0_se5_i3c_ibi_sleepqup_ssc0_se5_spi_activequp_ssc0_se5_spi_sleepqup_ssc0_se5_spi_3w_activequp_ssc0_se5_spi_3w_sleepqup_ssc0_se5_uart_activequp_ssc0_se5_uart_sleepqup_ssc0_se6_i2c_activequp_ssc0_se6_i2c_sleepqup_ssc0_se6_i3c_activequp_ssc0_se6_i3c_sleepqup_ssc0_se6_i3c_ibi_activequp_ssc0_se6_i3c_ibi_sleepqup_ssc0_se6_spi_activequp_ssc0_se6_spi_sleepqup_ssc0_se6_spi_3w_activequp_ssc0_se6_spi_3w_sleepqup_ssc0_se6_uart_activequp_ssc0_se6_uart_sleepqup_ssc0_se7_i2c_activequp_ssc0_se7_i2c_sleepqup_ssc0_se7_spi_activequp_ssc0_se7_spi_sleepqup_ssc0_se7_spi_3w_activequp_ssc0_se7_spi_3w_sleepqup_ssc0_se7_uart_activequp_ssc0_se7_uart_sleepqup_ssc0_se8_i2c_activequp_ssc0_se8_i2c_sleepqup_ssc0_se8_i3c_activequp_ssc0_se8_i3c_sleepqup_ssc0_se8_i3c_ibi_activequp_ssc0_se8_i3c_ibi_sleepqup_ssc0_se9_i2c_activequp_ssc0_se9_i2c_sleepqup_ssc0_se9_i3c_activequp_ssc0_se9_i3c_sleepqup_ssc0_se9_i3c_ibi_activequp_ssc0_se9_i3c_ibi_sleepqup_ssc0_se10_i2c_activequp_ssc0_se10_i2c_sleepqup_ssc0_se10_spi_activequp_ssc0_se10_spi_sleepqup_ssc0_se10_spi_3w_activequp_ssc0_se10_spi_3w_sleepqup_ssc0_se10_uart_activequp_ssc0_se10_uart_sleepqup_ssc0_se11_i2c_activequp_ssc0_se11_i2c_sleepqup_ssc0_se11_spi_activequp_ssc0_se11_spi_sleepqup_ssc0_se11_spi_3w_activequp_ssc0_se11_spi_3w_sleepqup_ssc0_se11_uart_activequp_ssc0_se11_uart_sleepqup_ssc0_se12_i2c_activequp_ssc0_se12_i2c_sleepqup_ssc0_se13_i2c_activequp_ssc0_se13_i2c_sleepqup_ssc0_se13_i3c_activequp_ssc0_se13_i3c_sleepqup_ssc0_se13_i3c_ibi_activequp_ssc0_se13_i3c_ibi_sleepqup_ssc0_se13_spi_activequp_ssc0_se13_spi_sleepqup_ssc0_se13_spi_3w_activequp_ssc0_se13_spi_3w_sleepqup_ssc0_se13_uart_activequp_ssc0_se13_uart_sleepqup_ssc0_se14_i2c_activequp_ssc0_se14_i2c_sleepqup_ssc0_se14_i3c_activequp_ssc0_se14_i3c_sleepqup_ssc0_se14_i3c_ibi_activequp_ssc0_se14_i3c_ibi_sleepSystemTimerWakeUpTimerpmic0therm_tabletpath_lpi_tpdatpath_rscc_tpdatpath_audio_tpdatpath_lpi_stmtpath_lpi_etmtpath_stmtpath_sdc_itmtpath_lpi_noctpath_aon_cam_noctpath_aoctpath_swm_etmin_fun0swao_funlpi_fun0lpi_fun1lpasslpi_rscclpi_audiointcsystemcache0ibi_ssc_0_cfgibi_ssc_1_cfgibi_ssc_2_cfgibi_ssc_3_cfgibi_ssc_4_cfgibi_ssc_5_cfgibi_ssc_6_cfgibi_ssc_7_cfgibi_ssc_8_cfgibi_ssc_9_cfgibi_top_0_cfgibi_top_1_cfgibi_top_2_cfgibi_top_3_cfgibi_top_4_cfgibi_top_5_cfgvdd_mxavdd_mxcvdd_cxvdd_lpi_mxvdd_lpi_cxsw p8(f qcom,pakala qcom,pakala board-id ,charger_process-pakala-1.0-adsp6soc @sw@corecpt_boot_testPD_Access_controlHWOEM_Flavor_ValidationUdebugtoolstms_diagqcom,tms_diagdeic qcom,eicm~Zversion_tblqcom,image_version_tbl_idxmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config#powerqdsp_pmpdqcom,pd-charger-processdiagqcom,charger_user_diagcfgdiagcfg_cmdwx= .BP]Wv diagcfg_param -E2Yo(A __symbols___/socc/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandlePD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxservice_idinstance_idQDI_QDSP_PM_USER_IDdiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizesocsw 88 h( 0 qcom,pakala qcom,pakala board-id,audio_process-pakala-1.0-adsp6soc @cxstmtrace@37000000qcom,stmtraceH7LV@lpistmtrace@7100000qcom,stmtraceHLV@sw@corecpt_boot_test ``lwtest1 lw*My Secret Message, Please keep it secret!test2test_typesU 󵳥U#44VxeC!%(<穣4VxܺvT2Mtest_pic_3 qcom,picd test_uart1 qcom,uartd  lbaserxtxtest_uart2 qcom,uartd PD_Access_controlvUOEM_Flavor_Validationdebugtoolstms_diagqcom,tms_diageic qcom,eicZversion_tblqcom,image_version_tbl_idxmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config!debugtraceqcom,debugtrace powerqdsp_pmpdqcom,pd-audio-processdiagqcom,audio_user_diagcfgdiagcfg_cmdg i3=Ql diagcfg_param   :Ok23Lf AUDIO_ISLAND_TCM_PHYSPOOLQSH_ISLAND_POOL__symbols__/soc/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandleregbase_portnum_portstest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altreg-namesPD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxservice_idinstance_idqdss_service_idQDI_QDSP_PM_USER_IDdiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_poolsocsw 88(r qcom,pakala qcom,pakala board-id,qsh_process-pakala-1.0-adsp6soc @cxstmtrace@37000000qcom,stmtraceH7L@V@lpistmtrace@7100000qcom,stmtraceHL@V@sw@corecpt_boot_testPD_Access_control`XOEM_Flavor_Validationmdebugtoolstms_diagqcom,tms_diag|eic qcom,eicZversion_tblqcom,image_version_tbl_idxdebugtraceqcom,debugtrace powerqdsp_pmpdqcom,pd-qsh-processmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config"productssdcloaderqcom,sdcloadersdc_params<$2@asdc_physpoolJ`v'Pdiagqcom,sensor_user_diagcfgdiagcfg_cmdhj=+D ]'diagcfg_paramt 2'=Zy -QSH_ISLAND_POOL>QSH_ISLAND_POOLqup_user_pd_featureqcom,sw-qup-user-pd-controllerT__symbols__k/soco/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandleregbase_portnum_portsPD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxqdss_service_idQDI_QDSP_PM_USER_IDinstance_idwdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizediag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_pooluser_pd_island_enabledsocsw 8(/ qcom,pakala qcom,pakala board-id,ois_process-pakala-1.0-adsp6soc @sw@corecpt_boot_testPD_Access_controlH`OEM_Flavor_ValidationUdebugtoolsversion_tblqcom,image_version_tbl_idxdtms_diagqcom,tms_diagnPeic qcom,eicwZpowerqdsp_pmpdqcom,pd-ois-processmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config$diagqcom,ois_user_diagcfgdiagcfg_cmd{|=.B]v diagcfg_param -E2Yo__symbols__(/soc,/sw modelcompatible#address-cells#size-cellsproc-namechip-infophandlePD_indicatortest_oem_entryimage_idximage_ideic_crash_enableeic_crash_typeeic_crash_delayQDI_QDSP_PM_USER_IDservice_idinstance_iddiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizesocsw 8 (  qcom,pakala qcom,pakalaboard-iddefault_process% 0fragment@0;__overlay__ssc_qup_fw_cfgqcom,qupfw-controllerBssc_qup_0se0_cfgNUP^gxse1_cfgN@UQ^gxse2_cfgNUR^gxse3_cfgNUS^gxse4_cfgN U^gxse5_cfgN @UT^gxse6_cfgN UU^gxse7_cfgN U^gxse8_cfgN UV^gxse9_cfgN @UW^gxse10_cfgN U^gxse11_cfgN U^gxse12_cfgN U^gxse13_cfgN @UX^gxse14_cfgN UY^gx __fixups__/fragment@0:target:0 modelcompatibleproc-namechip-infoboard-infois-overlaytargetnum_ssc_qupoffsetibi_baseprotocolse_island_configtre_list_sizeibi_se_indexse_modeload_fwdfs_modesoch SVUKGy0 ŔT|W0u_OQOLwP^ao0m0U#0wDM2@tXϙL0 U00 U0U% 0 +0U!r+uq_zٛ0 *H=h0e1R(Xs˞;L0f[ ?#WF0?-oFfdX3v0@-38|1̩P8\u00u0 *H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215215Z 360316215215Z01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*H=+"bT}I%O[Hp] f{I/C#9g@qKx?jEyAsԜh'$,H peypyP5`0^0U#0oq' s ֟>qb0UwDM2@tXϙL0U00 U0 *H=i0f1‚_H9<} ͣb:v࣮^6+<[61ftWzcvž$ֱ(9 @n)f>F߲400N0 *H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215211Z 360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+"b3x~ ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0Uoq' s ֟>qb0 U00 U0 *H=h0e0u(C9uT(&\LGaT׍),$W